
dsPIC30F3014/4013
DS70138G-page 150
2010 Microchip Technology Inc.
REGISTER 20-3:
FOSC: OSCILLATOR CONFIGURATION REGISTER
UU
U
—
bit 23
bit 16
R/P
U
R/P
FCKSM<1:0>
—
—FOS<2:0>
bit 15
bit 8
U
R/P
—
—FPR<4:0>
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 23-16
Unimplemented: Read as ‘0’
bit 15-14
FCKSM<1:0>: Clock Switching and Monitor Selection Configuration bits
1x
= Clock switching is disabled, Fail-Safe Clock Monitor is disabled
01
= Clock switching is enabled, Fail-Safe Clock Monitor is disabled
00
= Clock switching is enabled, Fail-Safe Clock Monitor is enabled
bit 13-11
Unimplemented: Read as ‘0’
bit 10-8
FOS<2:0>: Oscillator Group Selection on POR bits
111
= PLL oscillator; PLL source selected by FPR<4:0> bits (see
Table 20-2)011
= EXT: External Oscillator; OSC1/OSC2 pins; external oscillator configuration selected by
FPR<4:0> bits
010
= LPRC: Internal Low-Power RC
001
= FRC: Internal Fast RC
000
= LPOSC: Low-Power Crystal Oscillator; SOSCI/SOSCO pins
bit 7-5
Unimplemented: Read as ‘0’
bit 4-0
FPR<4:0>: Oscillator Selection within Primary Group bits (see
Table 20-2)